UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33406

11.3 EDK, plbv46_pcie_v4_01_a - The Slave Unexpected Completion (SUC) interrupt does not get set after receiving an unexpected Cpl packet

Description

The Slave Unexpected Completion (SUC) bit in the Bridge Interrupt Register (BIR, Offset 0x40) does not get set after receiving an unexpected Cpl, between receiving normal expected CplD packets in Virtex-5 devices.

Solution

This has been fixed in the latest PLBv46_pcie core, and is available in EDK 11.3. 

EDK 11.3 is available at:  

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
AR# 33406
Date Created 09/08/2009
Last Updated 05/23/2014
Status Archive
Type General Article
Tools
  • EDK - 11.3