UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33415

MIG v3.2, Virtex-6 FPGA DDR2DDR3 - Master Bank selection is not enabled in some cases which require a Master Bank

Description

MIG v3.2 does not enable the Master Bank selection box for specific Virtex-6 FPGA DDR2/DDR3 designs even though a Master Bank is required.  

The tools allow the design to generate, but the following error occurs during MAP: 

ERROR:Place:899 - The following IOBs use the Digitally Controlled Impedance feature (DCI) and have been locked (LOC constraint) to the I/O bank 33. This feature requires the VRN and VRP pins within the same I/O bank to be connected to reference resistors. The following VR pins are currently locked and cannot be used to supply the necessary reference. 

IO Standard: Name = DIFF_SSTL15_T_DCI, VREF = NR, VCCO = 1.50, TERM = SPLIT, DIR = BIDIR, DRIVE_STR = NR 

List of locked IOB's: 

ddr3_ck_n<0> 
ddr3_ck_p<0> 

List of occupied VR Sites: 

VR site IOB_X2Y55 is occupied by comp phy_init_done 



This issue arises when VRN/VRP pins are used in a bank by Address/Control or System Control groups.

Solution

To work around this issue, manually add the DCI Cascade syntax in the generated UCF file:

CONFIG DCI_CASCADE = "<master> <slave1> <slave2>..."; 


The master bank must be assigned to a bank in the same column as the bank in which the VRN/VRP pins are used.

The banks in which the VRN/VRP pins are used for general pin allocation should be added as Slave banks.

The master bank should have VRN/VRP pins available, and at least one input/inout pin with the same I/O Standard as that of Slave bank.

If not, then assign an input/inout pin in the Master bank with the same I/O Standard as the Slave bank, and add the dummy logic related to the Master bank input/input pin in the design top rtl file. 

If you need assistance in creating this constraint/dummy logic, please open a webcase and include the datasheet.txt for the generated MIG core: http://www.xilinx.com/support/clearexpress/websupport.htm

To see a working example, generate a MIG design with Master Bank enabled.  

This issue will be resolved in MIG v3.3 - released with ISE Design Suite 11.4.

AR# 33415
Date Created 09/09/2009
Last Updated 08/28/2014
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG