UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33417

Spartan-6 FPGA MCB - Spartan-6 FPGA Memory Controller User Guide (UG388) incorrectly states that MIG automatically outputs files for the SP601/SP605 reference boards

Description

The Spartan-6 FPGA Memory Controller User Guide (ug388) states the following in the Getting Started section: 

The bitstream created from this example design flow can be targeted to a Spartan-6 FPGA SP601 or SP605 hardware evaluation board to demonstrate DDR2 or DDR3 interfaces, respectively. 

 This statement is not fully accurate as the clock and reset pin assignments in the MIG output UCF do not match the pins on the SP601 and SP605 boards.

Solution

To work around this, modify the clock and reset pin assignments in the output UCF file to the appropriate pins for the targeted reference board. 

MIG v3.3, released with IDS 11.4, will assign the appropriate clock and reset pins associated with the SP601 and SP605 boards.

AR# 33417
Date Created 09/09/2009
Last Updated 08/29/2014
Status Active
Type General Article
Devices
  • Spartan-6 LXT