We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33420

MIG v3.2, Virtex-6 FPGA DDR2 - No support for CL=6 with RDIMM devices


The MIG v3.2 Virtex-6 FPGA DDR2 design does not support CL-6 for RDIMM devices. The physical layer does not properly drive DQ and DQS.


Support will be added in MIG v3.3, available with IDS 11.4.

AR# 33420
Date Created 09/09/2009
Last Updated 05/23/2014
Status Archive
Type General Article