We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33421

Endpoint Block Plus Wrapper v1.11 for PCI Express - Core generated for x2 lanes, Virtex-5 FXT or TXT, will not link up


The Endpoint Block Plus for PCI Express v1.11 will never assert trn_lnk_up_n in simulation for a core generated for x2 lanes targeting a Virtex-5 FXT or TXT device. The core also will not function correctly in hardware.


This issue is caused by incorrect settings in the GTX wrapper file for 2-lane cores. The issue has been fixed in the Endpoint Block Plus for PCI Express v1.12 core released with ISE tools 11.3.

Revision History

09/22/2009 - Initial Release.
AR# 33421
Date Created 09/22/2009
Last Updated 08/09/2010
Status Active
  • Endpoint Block Plus Wrapper for PCI Express