The MIG v3.2 Virtex-6 FPGA DDR2/DDR3 designs support Read Modified Write commands. However, in some cases the Read associated with the Read Modify Write command is issued as a Read with Auto-Precharge. This causes the bank to close and so when the controller issues the associated Write to the same location, there is no Activate command and, therefore, the Write cannot complete.