UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33482

11.3 System Generator for DSP - Why do I receive a standard exception error when generating my design using shared memory blocks?

Description

Keywords: SysGen, sysgen, MATLAB

When I generate my model, I receive the following error message:

"An exception was raised:
com.xilinx.sysgen.netlist.NetlistInternal: ERROR:sim - The Memory Initialization vector can contain between 1 to Write Depth A number of entries. Finished Regenerating.. More information can be found in..."

Solution

This can occur if the write depth for a memory is N but the initialization vector has more than N entries.

A more informative error message is issued starting in 11.4.
AR# 33482
Date Created 09/11/2009
Last Updated 11/15/2009
Status Active
Type General Article