We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33492

LogiCORE XAUI v9.1 - Implementing Spartan-6 and Virtex-6 FPGA Examples Designs results in MAP errors for some device packages


The default transceiver pins used in the example design ucf are not bonded in certain device packages.


If MAP failures are seen for the transceiver IOs, the ucf file will need to be modified to use valid pinouts for the package that is being used.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33302 LogiCORE IP XAUI v9.1 and v9.1 rev1 - Release Notes and Known Issues for ISE Design Suite 11.3 and 11.5 N/A N/A
AR# 33492
Date Created 09/11/2009
Last Updated 05/23/2014
Status Archive
Type General Article