We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33564

LogiCORE Initiator, Target v4.10 for PCI - WARNING:MapLib:708 - BYPASS attribute


The warning below occurs when you run the PCI core through Implementation.

WARNING:MapLib:708 - The bidirectional IOB AD<9> uses IOSTANDARD PCI33_3. To

achieve a PCI compliant implementation, please add a BYPASS property to the

pad signal. The mapper will create logic to implement the IOB in a compliant

manner. Please note that the new logic might affect interfaces specified by

KEEP_HIERARCHY. The new logic might also fail to merge with logic inside a

closed area group.


This warning can be safely ignored. This warning will be removed in ISE 11.4.

AR# 33564
Date Created 10/22/2009
Last Updated 12/15/2012
Status Active
Type General Article