I have a Virtex-6 design which I am looking at in FPGA Editor. The first time I open a component in Logic Block Editor, it appears unused. None of the connections nor attributes appear.
How do I get around this?
This will be resolved in a future version of software.
To work around this in current software, close the Logic Block Editor and reopen it. Everything will appear normally when reopened.