UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
I have a Virtex-6 design which I am looking at in FPGA Editor. The first time I open a component in Logic Block Editor, it appears unused. None of the connections nor attributes appear.
How do I get around this?
This will be resolved in a future version of software.
To work around this in current software, close the Logic Block Editor and reopen it. Everything will appear normally when reopened.
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
38597 | LogiCORE IP Motion Adaptive Noise Reduction (MANR) v1.1 - Why is the Motion Adaptive Noise Reduction so large when using the pCore interface? | N/A | N/A |
AR# 33571 | |
---|---|
Date | 05/23/2014 |
Status | Archive |
Type | General Article |