We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33578

Virtex-6 FPGA - What is a BUFO?


When looking in the MAP report, it lists the BUFO usage. The BUFO can also be seen in PlanAhead design tools and FPGA Editor.
What is a BUFO and how should it be used?


The BUFO is not a user accessible Buffer; it is an anchor point that allows the software to access the performance paths.
AR# 33578
Date Created 09/28/2009
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2