UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33588

11.1 EDK, MPMC v5.00.a - Procedure to create an VFBC core and connect it to the MPMC in EDK

Description

What is the procedure to create an VFBC core and connect it to the MPMC in EDK?

Are there any common pitfalls?

Solution

The VFBC interface consists of a read and a write FIFO interface, along with a shared command interface to initiate transfers. 


Its main functions are to provide a rectangular DMA interface to memory (such as a video frame or sub frame) at a clock frequency unrelated to the memory clock.

Designs not requiring the asynchronous clocking ratio may also opt to use a NPI or Spartan-6 MCB port interface for simple, high-bandwidth memory interfaces to logic. 


For information on designing to NPI, see the MPMC data sheet and (Xilinx Answer 24912)

 

The majority of the information on the VFBC interface can be found in the MPMC data sheet, primarily in the VFBC subsections of the "Design Parameters", "Signal Descriptions", and "Personality Interface Modules" sections.  

 

A full design example is available as part of the Video Starter Kit (VSK): 

http://www.xilinx.com/products/devboards/reference_design/vsk_s3/vsk_s3.htm
 

Be sure to obey the address, x-size, and stride alignment requirements described in the MPMC data sheet.  

 

If unaligned transfers are needed, consider using the VDMA core, distributed via Xilinx CORE Generator 11.3 and later.


In addition to controlling unaligned transfers to the VFBC, the VDMA also provides additional abstraction of the VFBC interface.


The VDMA provides a set of frame buffers managed by the processor through a PLB interface.


The VDMA also provides optional frame synchronization with other VDMAs. 

For more information, see: 

http://www.xilinx.com/products/ipcenter/EF-DI-VID-DMA.htm
 

A simple VHDL template pcore is also available in the following link as a starting point: 

http://www.xilinx.com/txpatches/pub/applications/misc/ar33588.zip
 

This design provides a simple template with the VFBC interface signals and EDK pcore structure already created. 

To use it, extract this zip file to an EDK project's pcore directory or custom IP repository.


The core can then be added to an EDK project.

AR# 33588
Date Created 09/29/2009
Last Updated 03/18/2015
Status Active
Type General Article
IP
  • Multi-Port Memory Controller (MPMC)