UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33604

11.3 ChipScope Pro - IBERT - ERROR:sim - Error: Par failed. Timing for this design was not met. Reduce the number of GTs enabled....

Description

When I attempt to generate an IBERT core for my Virtex-6 device, implementation fails with the following messages in the console:

BERT:par on chipscope_ibert

ERROR:sim - Error: Par failed. Timing for this design was not met. Reduce the number of GTs enabled, reduce your line rate, and/or choose a faster device.

Error found during generation.

How do I work around this issue?

Solution

The issue in PAR failure is a timing error that appears when a GT's TXOUTCLK is used to generate a system clock in IBERT.

A work-around is to use a dedicated input clock as System Clock instead of a GTs TXOUTCLK. For ML623 and ML605 boards, this includes the 200 MHz LVDS system clock that comes in on the J9 pin.

If you need to use TXOUTCLK as your system clock, please open an online WebCase with Xilinx Customer Support:

http://www.xilinx.com/support/clearexpress/websupport.htm

AR# 33604
Date Created 10/02/2009
Last Updated 12/15/2012
Status Active
Type General Article