UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
When I try to generate a core for Virtex-6 or Spartan-6 families using ISE 11.3 I receive the following error message :
ERROR:coreutil - XST has returned an error: ERROR:HDLCompiler:432
During synthesis, XST now checks that the generated core meets the IEEE VHDL Standard and is LRM (Language Reference Manual) compliant.
As a result of these checks, since ISE 11.3 the core will not generate for Virtex-6 or Spartan-6 families.
A patch for this issue has been created. See (Xilinx Answer 33617) for more information and to obtain the patch.
It will still generate a netlist for older families.
Please see (Xilinx Answer 30631 ) for a detailed list of LogiCORE 3GPP LTE Turbo Encoder Release Notes and Known Issues.
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
33619 | LogiCORE LTE DL Channel Encoder v2.0 - Why do I receive the following error message: "ERROR:coreutil - XST has returned an error: ERROR:HDLCompiler:432"? | N/A | N/A |
AR# 33618 | |
---|---|
Date | 08/20/2014 |
Status | Active |
Type | General Article |
Devices |
|
Tools |
|