We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33626

Spartan-6 FPGA GTP Transceiver Wizard v1.3 - Example design ChipScope tool ILA core reports incorrect behavior


The example design that is generated by the Spartan-6 FPGA GTP Transceiver Wizard automatically includes ChipScope tool ILA cores that can be used to observe the behavior of the design in hardware. This Answer Record contains information on errant behavior that might be observed when generated by v1.3 of the Wizard.


When implemented in hardware, it is possible that the ILA will report a couple of cycles of valid data followed by zeros. This is a known issue with the design and does not reflect on the functionality of a user's ChipScope software installation. This issue is scheduled to be corrected in a future version of the Wizard.

This does not preclude the generation of custom ILA cores or their use with the example design.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33475 Virtex-6 FPGA GTX Transceiver - Known Issues and Answer Record List N/A N/A
AR# 33626
Date Created 10/08/2009
Last Updated 12/15/2012
Status Active
Type General Article