We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33647

Endpoint Block Plus Wrapper v1.12 for PCI Express - Verilog PIO example design does not generate a completion TLP after I/O write request


The Verilog PIO example design does not return completions for I/O write request. A completion is required for I/O write request targeting the endpoint.


According to the PCI Express Base Specification, I/O write TLPs should generate and send a completion TLP. The Verilog version of the PIO example design in v1.12 fails to generate a completion TLP. This is a known issue and is scheduled to be fixed in a later release.  
This is only a problem if an I/O BAR is in use and the PIO example design is being used. 
To work around this issue, generate a v1.11 using the same name for the generated core as you used for v1.12. Replace the v1.12 PIO Example files with the files generated from v1.11. 
Revision History 
10/23/2009 - Initial Release
AR# 33647
Date Created 10/23/2009
Last Updated 05/23/2014
Status Archive
Type General Article
  • Endpoint Block Plus Wrapper for PCI Express