UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33759

LogiCORE IP 3GPP LTE MIMO Decoder v1.0 - Why is there a mismatch between C model and VHDL model, and does it have an impact on the BER performance?

Description

The Release Notes mention that there is a mismatch between C model and VHDL model. Does this have an impact on the BER performance?

Solution


This minor mismatch was discovered as a result of testing and is attributed to the C-Model not the core itself. The mismatch is related to the number of precision bits, and therefore, the BER performance of the MIMO decoder is not affected.  

 

For a detailed list of LogiCORE IP 3GPP LTE MIMO Decoder Release Notes and Known Issues, see (Xilinx Answer 33758).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33758 LogiCORE IP 3GPP LTE MIMO Decoder - Release Notes and Known issues N/A N/A
AR# 33759
Date Created 11/27/2009
Last Updated 05/23/2014
Status Archive
Type General Article