We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33765

11.1 Timing Analyzer - NET PERIOD clock arrival times change


When I run my timing anlysis in 11.1 Timing Analyzer, the clock arrival times change which causes the timing analysis to fail.

What caused this change?


The clock arrival times for the CLK90, CLK180, CLK270, and CLK2X180 were not performed correctly in high frequency mode for Virtex-4 and Virtex-5 devices.

This issue is fixed in 11.1.
AR# 33765
Date Created 11/05/2009
Last Updated 12/15/2012
Status Active
Type General Article