UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33804

MIG v3.3, Virtex-6 FPGA, DDR2 - Timing parameter tRC min is violated if CAS Latency (CL) equals 4 with 2T timing

Description

The MIG v3.3 Virtex-6 FPGA DDR2 designs violate the tRC timing parameter (Activate to Activate time) for a design with CAS Latency (CL) = 4 using 2T timing.

Solution

This issue affects both simulation and hardware.

To work around this issue, a CL of 2 can be used.

This issue is resolved in MIG v3.4, which was released with ISE Design Suite 12.1.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33706 MIG v3.3 - Release Notes and Known Issues for ISE Design Suite 11.4 N/A N/A
AR# 33804
Date Created 11/14/2009
Last Updated 08/20/2014
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG