MIG v3.3, Virtex-6 FPGA, DDR2/DDR3 - The VHDL traffic generator hangs after a few reads for designs with a Burst Length of 4

AR#	33807	Search For Another Answer
Topic	MIG
Last Updated	06/09/2011
Status	Active

Description

The MIG v3.3 DDR2/DDR3 designs include a traffic generator within the example_design output. The VHDL version of this traffic generator hangs after a few reads for designs with a Burst Length of 4.

Solution

This issue affects both simulation and hardware, and only affects the VHDL example design. The user design does not contain the example traffic generator and is not affected by this issue. To see a working simulation using the traffic generator, use the Verilog example design. 

This issue is resolved in MIG v3.4 which was released with ISE Design Suite 12.1.