We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33810

11.3 EDK, MPMC v5.03.a - Back-to-back NPI 64-word transfers cause data corruption in Spartan-6 FPGA


When performing 64-word NPI bursts in Spartan-6 FPGA MPMC, data is corrupted. The failures occur when two or more bursts occur in close succession. The failures occur more frequently when the NPI clock is slower than the external memory clock. How do I resolve this issue?


To potentially work around this issue, increase the NPI frequency, or add gaps in transaction requests to the NPI. 


This is fixed in MPMC v5.04.a, to be released in EDK 11.4.

AR# 33810
Date Created 11/12/2009
Last Updated 05/23/2014
Status Archive
Type General Article