UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33822

ISE Simulator(ISIM) - WARNING:Simulator:678 - For instance x, width 4 of formal port y is not equal ...

Description

I encounter the following warning when simulating my design in ISim:

WARNING:Simulator:678 - For instance EP_MEM/ep_mem_erom/, width 4 of formal port DOPA is not equal to width 1 of actual signal DOPA.

(WARNING:Simulator:13 - For instance EP_MEM/ep_mem_erom/, width 4 of formal port DOPA is not equal to width 1 of actual signal DOPA.)

What does this warning mean and how can I remove it?

Solution

This warning can occur if there is a width mismatch of the actual signals (signals connecting to the instantiation ports) when compared with the formal signals (signal in entity port declaration).

To resolve this warning, make sure that the widths of the ports match in both the entity declaration and instantiation.

AR# 33822
Date Created 11/13/2009
Last Updated 12/15/2012
Status Active
Type General Article