UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33830

LogiCORE IP Video Timing Controller v2.0 - Mismatch between the behavioral simulation and the post-implementation gate level simulation results when using the default GUI values for Max Clock Per Line and the Max Lines Per Frame

Description

Why do I see a mismatch between the behavioral simulation and the post-implementation gate level simulation results when I use the default GUI Values for Max Clock Per Line and the Max Lines Per Frame?

Solution

This is a known problem that is addressed in the Video Timing Controller v2.1.

To ensure that the behavioral simulation and the post-implementation simulation always match, set the Max Clock Per Line and the Max Lines Per Frame to exactly 4095. 

For a detailed list of LogiCORE IP Video Timing Controller Release Notes and Known Issues, see (Xilinx Answer 32754).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
32754 LogiCORE IP Video Timing Controller - Release Notes and Known Issues N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
32754 LogiCORE IP Video Timing Controller - Release Notes and Known Issues N/A N/A
AR# 33830
Date Created 11/17/2009
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • Video Timing Controller