UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33836

Virtex-6 FPGA Integrated Block Wrapper v1.4 for PCI Express - Cannot Generate x8 GEN 2 Core for LX130T device using -2 speedgrade

Description


Known Issue: v1.4

The CORE Generator software does not allow me to generate a x8 GEN 2 core when I target a Virtex-6 LX130T device in -2 speedgrade.

Solution


To work around this problem, generate the 8-lane Gen2 product for 6VLX130T in a -3 speedgrage, and update the generated UCF for the speedgrade change.

Revision History
12/02/2009 - Initial Release

Linked Answer Records

Associated Answer Records

AR# 33836
Date Created 11/16/2009
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )