UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33893

LogiCORE IP RXAUI v1.1 - Implementing Virtex-6 FPGA Example Designs results in MAP errors for some device packages

Description

The default transceiver pins used in the example design ucf are not bonded in certain device packages.

Solution

If MAP failures are seen for the transceiver I/Os, the ucf file will need to be modified to use valid pinouts for the package that is being used.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
33311 LogiCORE IP RXAUI v1.1 and v1.1 rev1 - Release Notes and Known Issues for ISE 11.3 and ISE 11.5 N/A N/A
AR# 33893
Date Created 12/01/2009
Last Updated 05/23/2014
Status Archive
Type General Article