We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33912

11.4 EDK, plbv46_pcie v4.03.a - Data sheet has some incorrect register graphics


The data sheet included in the EDK 11.4 release for the plbv46_pcie (V4.03.a) has erroneous images used for figures 2, 3, 4, 5, and 7.  

These images visually show the bit ordering for the following registers: 

Bridge Control Register 

PCIe Requester ID Register 

PCIe Request Control Register 

PCIe Status Register 

Bridge Interrupt Enable Register 

What are the correct settings between the figures and the text tables?


The figure titles and text referencing the figures are correct. 


An updated data sheet is available from: 


This issue is planned to be fixed in EDK 12.1.

AR# 33912
Date 05/23/2014
Status Archive
Type General Article
Page Bookmarked