UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34026

LogiCORE 3GPP Downlink Chip Rate v1. 0 - How do I configure the IP for a P-CPICH physical channel?

Description

Howdo I configure the IP for a P-CPICH physical channel?

Solution

The data sheet DS630 has a memory map and some explanation of how the IP functions. However, an example configuration is required.

The example configuration is shown below

ESP_MADDR = 00000018 -- MAIN_SYSTEM_CONFIG - Enable System

DSP_MDATA = 0001000D

DSP_MADDR = 00000040 -- SECTOR_CFG (sector: 0)

DSP_MDATA = 00000001

DSP_MADDR = 00000400 -- CHANNEL_CFG (channel: 0)

DSP_MDATA = 00000005

DSP_MADDR = 00002800 -- CHANNEL_MALLOC_CFG (channel: 0)

DSP_MDATA = 00000000

DSP_MADDR = 00003000 -- STR_CFG (stream: 0)

DSP_MDATA = 00000001

DSP_MADDR = 00000100 -- SECTOR_CFG_PER_FRAME (sector: 0) (Doble Buffer: 0) (First Word)

DSP_MDATA = 00000000

DSP_MADDR = 00000104 -- SECTOR_CFG_PER_FRAME (sector: 0) (Doble Buffer: 0) (Second Word)

DSP_MDATA = 00000000

DSP_MADDR = 00001000 -- CHANNEL_CFG_PER_FRAME (channel: 0) (Doble Buffer: 0) (First Word)

DSP_MDATA = 00000000

DSP_MADDR = 00001004 -- CHANNEL_CFG_PER_FRAME (channel: 0) (Doble Buffer: 0) (Second Word)

DSP_MDATA = 00000000

DSP_MADDR = 00004000 -- STR_CFG_PER_FRAME (stream: 0) (CPICH)

DSP_MDATA = 00000200

DSP_MADDR = 00002000 --CHANNEL_CFG_PER_SLOT (channel: 0) (Doble Buffer: 0)

DSP_MDATA = 00000000

DSP_MADDR = 00008000 -- STR_CFG_PER_SLOT (stream: 0) (Doble Buffer: 0) (First Word) (CPICH)

DSP_MDATA = 80008000

DSP_MADDR = 00008004 -- STR_CFG_PER_SLOT (stream: 0) (Doble Buffer: 0) (Second Word) (CPICH)

DSP_MDATA = 80008000

DSP_MADDR = 00000018 -- MAIN_SYSTEM_CONFIG - Initialize sectors

DSP_MDATA = 0011000D

DSP_MADDR = 00000018 -- MAIN_SYSTEM_CONFIG - switch off the initialization

DSP_MDATA = 0001000D

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
30163 LogiCORE 3GPP Downlink Chip Rate - Release Notes and Known Issues N/A N/A
AR# 34026
Date Created 01/05/2010
Last Updated 12/15/2012
Status Active
Type General Article
IP
  • 3GPP Downlink Chip Rate