We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34099

11.5 EDK, MPMC v5.04.a - "ERROR:LIT:586 - MMCM_ADV symbol "mpmc_core_0/.../u_mmcm_clk_base" has attribute CLKFBOUT_MULT_F set to a value that is outside the valid range of 5 to 64"


When I use an MPMC core of v5.04.a and earlier in a Virtex-6 device with an ISE software version of later than 11.4, one of the following errors occur:

"Mapping design into LUTs...
ERROR:LIT:586 - MMCM_ADV symbol"DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/
u_phy_read/u_phy_rdclk_gen/u_mmcm_clk_base" hasattribute CLKFBOUT_MULT_F set to a value that is outside the valid range of 5 to 64.

ERROR:PhysDesignRules:1995 - The computed value for the VCO operating frequency of mmcm_adv_i is calculated to be 500.000000 MHz. This falls below the operatingrange of the MMCM VCO frequency for this device of 600.000000 - 1200.000000 MHz. Please adjust either the inputfrequency CLKINx_PERIOD, multiplication factor CLKFBOUT_MULT_F or the division factor DIVCLK_DIVIDE, in order to achieve a VCO frequency within the rated operating range for this device."

How do I resolve this error?


This issue is documented in (Xilinx Answer 34094).

This issue is fixed in MPMCv6.00.a, to be released in EDK 12.1 and is the recommended resolution.Note that MPMCv6.00.a for Virtex-6 FPGA requires some minor MMCM and UCF filechangesto upgrade from MPMCv5.04.a and earlier. See the MPMCv6.00.a data sheet for detailed revupinstructions.

Alternatively, apatch for MPMC v5.04.ais available to adjust for changes in the MMCM VCO frequency specificationin Virtex-6 FPGA.The patch can be downloaded from:

To install the patch, extract to the EDK project's pcore/ directory, restart XPS, Clean Hardware, and then rebuild the system.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34019 ISE Design Suite 11.4.1 - Known Issues for Virtex-6 FPGA Service Pack N/A N/A

Associated Answer Records

AR# 34099
Date Created 01/21/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • EDK - 11.4
  • Multi-Port Memory Controller (MPMC)