UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
An update is available in(Xilinx Answer 34279); download the ZIP file titled "ar34279_v6_pcie_v1_4.zip" from the Answer Record.
The ZIP file contains a file titled pcie_clocking_v6.v[hd] which contains new settings for the MMCM VCO parameters. Place this file in your generated core's source directory.
Note that this ZIP file is cumulative and can contain fixes for other problems as described in (Xilinx Answer 34279).
Revision History:
03/04/2010 - Updated to refer to 34279
01/27/2010 - Initial Release
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
33763 | Virtex-6 FPGA Integrated Block Wrapper v1.4 for PCI Express - Release Notes and Known Issues for ISE Design Suite 11.4 and 11.5 | N/A | N/A |
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
33763 | Virtex-6 FPGA Integrated Block Wrapper v1.4 for PCI Express - Release Notes and Known Issues for ISE Design Suite 11.4 and 11.5 | N/A | N/A |
34019 | ISE Design Suite 11.4.1 - Known Issues for Virtex-6 FPGA Service Pack | N/A | N/A |
AR# 34144 | |
---|---|
Date | 05/22/2012 |
Status | Active |
Type | Known Issues |
Devices |
|
IP |
|