^
Advanced Search

AR# 34155 SPI-4.2 v9.3 - Virtex-6 core should not be used in production due to potential block RAM memory collision

Description

The SPI-4.2 v9.3 core has the potential for internal block RAM collisions due to the restriction regarding READ_FIRST mode and asynchronous clocking, documented in the Virtex-6 FPGA Memory Resources User's Guide(UG363). This issuemight not be reported in simulation and could cause the core to fail in hardware. As such, the core should not be used for production at this time.

Solution

This issue is fixed in v9.3 Rev1 of the core. For more information, see (Xilinx Answer 33313).

Actions

AR# 34155
Date Created 01/20/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • SPI-4 Phase 2 Interface Solutions
Feed Back