^
Advanced Search

AR# 34157 SPI-3 Link Layer v7.1 - Virtex-6 FPGA core should not be used in production due to potential block RAM memory collision

Description

The SPI-3 Link Layer v7.1 core has the potential for internal block RAM collisions due to the restriction regarding READ_FIRST mode and asynchronous clocking, documented in the Virtex-6 FPGA Memory Resources User's Guide (UG363). This issue might not be reported in simulation and could cause the core to fail in hardware. As such, the core should not be used for production at this time.

Solution

This issue is fixed in v7.1 Rev1 of the core available in ISE 11.5

Actions

AR# 34157
Date Created 01/20/2010
Last Updated 03/02/2010
Status Active
Type
Devices
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
Tools
  • ISE Design Suite - 11.4
IP
  • SPI-3 Link Layer Interface
  • Multi-channel
Feed Back