We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34164

Virtex-6 11.4 ISE - Virtex-6 FPGA designs must be re-run through implementation in ISE 11.5 or later software


Virtex-6 FPGA routing models are changed in version 11.5 and later of the ISE Design Suite software, requiring Virtex-6 designs created in 11.4 ISE to be re-run.


Due to changes in the routing models of the Virtex-6 FPGA, all Virtex-6 designs must be re-run through implementation in a version of ISE Design Suite software later than 11.4. These changes have been implemented in ISE versions 11.5 and later.

To create a valid design, existing designs must be re-run through implementation (at minimum MAP and PAR) in 11.5 or later ISE Design Suite software.

AR# 34164
Date Created 01/22/2010
Last Updated 03/19/2010
Status Active
Type Known Issues
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4