UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34208

Spartan-6 Aurora 8b/10b - Clock correction sequence not recognized in GTP1 in tile

Description

If anAurora 8b/10b core in Spartan-6 FPGA is implemented in GTP1, it does not recognize the clock correction sequences. This is because the attributes have the wrong values:

CLK_COR_SEQ_*_*_1 = 0111111011

Solution

The attributes must be changed to:
CLK_COR_SEQ_*_*_1 = 0111110111

The settings for GTP0 are correct.

Sequence3 and4(CLK_COR_SEQ_*_3_*/CLK_COR_SEQ_*_4_*)are masked out, so their values do not matter.
AR# 34208
Date Created 03/03/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LXT
Tools
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
IP
  • Aurora
  • Aurora 8B/10B