The incoming SPI clock is synchronized with the PLB clock, and so must be frequency-aligned to the PLB clock.
A design with SCK_RATIO = 4 only has 2 PLB clock cycles to sample the SPI clock, and so the SPI clock must also be phase-aligned to the PLB clock.
SCK_RATIO values greater than 4 are not required to be phase-aligned.