UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34237

11.4 EDK, MPMC - I cannot find the pin constraint for MCB in Spartan-6 devices

Description

After using BSB System Build on Spartan-6 device, I cannot see any constraints for the MCB pins.

Is it going to beauto-constrainted by XPS? Can we modify some of the pins such as RZQ or ZIO?

Solution

It is not necessary to set the IOSTANDARD or pin LOC constraints in the system UCF for the FPGA pins connected to the memory device. This information is obtained automatically from the value of C_MCB_LOC and the underlying MIG tool when PlatGen is run to set the values in a core level UCF file located at: <EDK Project Direc-tory>/implementation/<core instance name>_wrapper/<core instance name>_wrapper.ucf.

Any of these core level constraints can be overridden by the system level system.ucf.

AR# 34237
Date Created 07/01/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
Tools
  • EDK - 11.4
IP
  • Multi-Port Memory Controller (MPMC)
Boards & Kits
  • Spartan-6 FPGA Embedded Kit