^
Advanced Search

AR# 34252 SPI-4.2 Lite v5.1 Rev2 - Virtex-6 FPGA block RAM resource utilization in v5.1 datasheet is not accurate

Description

The block RAM count in the data sheet is not accurate for Virtex-6 FPGA. This is updated in the latest version of the data sheet released with v5.2 of the core in ISE design tools 12.1.

Solution

The correct block RAM utilization v5.1 Rev2 of the core is shown below:

Block RAM
64-bit Sink 3 (36k block RAM)
1 (18k block RAM)
32-bit Sink 2 (36k block RAM)
1 (18k block RAM)
64-bit Source 3 (36k block RAM)
1 (18k block RAM)
32-bit Source 2 (36k block RAM)
1 (18k block RAM)


Actions

AR# 34252
Date Created 03/02/2010
Last Updated 05/03/2010
Status Active
Type
IP
  • SPI-4 Phase 2 Interface Solutions
Feed Back