UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34266

Xilinx Virtex-6 MIG Solution Center - Design Assistant

Description

The Virtex-6 MIG Design Assistant will walk you through the recommended design flow for Virtex-6 MIG while debugging commonly encountered issues, such as simulation issues, calibration failures, and data errors. The Design Assistant will not only provide useful design and troubleshooting information, but also point you to the exact documentation you need to read to help you design efficiently with MIG.

Note: This answer record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

Please first select the design phase where you have a question or are troubleshooting an issue related to your MIG design. This will ensure the MIG Design Assistant points you to the information you need to continually move forward with your design.

(Xilinx Answer 34282) Core Functionality
(Xilinx Answer 34283) Core Generation
(Xilinx Answer 34284) Simulation
(Xilinx Answer 34285) Implementation
(Xilinx Answer 34286) Hardware

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44173 Xilinx Memory Interface Solution Center - Design Assistant N/A N/A

Associated Answer Records

AR# 34266
Date Created 05/25/2010
Last Updated 02/25/2013
Status Active
Type Solution Center
Devices
  • Virtex-6 SXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
IP
  • MIG