We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34267

MIG v3.2-3.4 Virtex-6 DDR3 - Can banks be shared between multiple memory controllers?


Starting with the MIG v3.2 release, DDR3 multi-controller support is available.

The Bank Selection page of the GUI only allows placement of data bytes belonging to the same controller within an FPGA bank.

Is it possible to place data bytes from different DDR3 controllers in the same bank?


MIG v3.2-3.4 do not support sharing banks between any two controllers.

Address/Control banks use too many pins to share with a separate controller.

Data banks between controllers had specific architectural reasons pre MIG-3.4 which prohibited any data bank sharing across controllers.

This dealt with the design usage of performance path clock outputs from the 2 MMCMs (system and read).
Starting in MIG 3.4, the design only uses 1 MMCM per controller.

As a result it is possible to share data banks from two controllers in a single FPGA bank.

Sharing data banks between controllers is now supported starting in MIG v3.5. 

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34329 MIG Virtex-6 DDR2 - Multi-Controller Support N/A N/A
34327 MIG Virtex-6 DDR2/DDR3/QDRII+ - Multi-Controllers N/A N/A
34266 Xilinx Virtex-6 MIG Solution Center - Design Assistant N/A N/A
AR# 34267
Date Created 05/18/2010
Last Updated 10/15/2014
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • MIG