UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34271

11.4 Spartan-6 Place - Top/Bottom clock regions are excluded by Placer

Description

Mydesignis targetinga Spartan-6 LX150T device and I notice that the Placer is not using the top/bottom clock regions for slices, despite the fact that many I/O sites are placed on the top/bottom edges. It seems like this placement restriction could lead to timing issues.

How can I disable the placer behavior so that it can utilize the entire chip?

Solution

The default behavior of the Placer is to avoid using the top and bottom clock regions for designs that do not have high utilization and do not have critical paths in these areas. Although it should not be necessary, it is possible to remove thisclock region restriction by setting the following environment variable:

Windows

SETTURNOFF_MEDUTILHEUR=1

Linux
setenv TURNOFF_MEDUTILHEUR 1

For general information about setting ISE Design Suite environment variables, see (Xilinx Answer 11630).

AR# 34271
Date Created 02/26/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LXT
Tools
  • ISE Design Suite - 11.4