^

AR# 34280 Virtex-6 FPGA Integrated Block Wrapper v1.4 for PCI Express - Gen 1 Training Fails with 100 MHz reference clock


Gen 1 link training with 100 MHz reference clock might be sporadic due to problems in the MGT synchronization file (gtx_tx_sync_rate_v6.v[hd]).



An update is available in (Xilinx Answer 34279). Download the zip file titled "ar34279_v6_pcie_v1_4.zip" from this Answer Record.

This ZIP file contains a file called"gtx_tx_sync_rate_v6.v[hd]" which contains updated synchronization logic. Place this file in your generated core's source directory.

Note that this ZIP file is cumulative and might contain fixes for other problems, as described in(Xilinx Answer 34279).



Revision History

02/02/2010 - Initial Release

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33763 Virtex-6 FPGA Integrated Block Wrapper v1.4 for PCI Express - Release Notes and Known Issues for ISE Design Suite 11.4 and 11.5 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34279 Virtex-6 FPGA Integrated Block Wrapper for PCI Express - Patches and Wrapper Source Code Updates N/A N/A
AR# 34280
Date Created 02/02/2010
Last Updated 05/22/2012
Status Active
Type Known Issues
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )
Feed Back