We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34285

MIG Design Assistant - Virtex-6 Synthesis and Implementation


This section of the MIG Design Assistant focuses on Synthesis and Implementation of the Virtex-6 DDR3/DDR2 designs. Please select from the below options to find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.



The generated MIG Virtex-6 design includes a script file (ise_flow.bat) in the output 'example_design/par' and 'user_design/par' directories. This is the recommended flow for implementing a MIG design. The script file sets all appropriate implementation options (ie - XST, MAP, PAR options) to run the design through the tools.

A create_ise.bat script file is also provided in the output 'example_design/par' and 'user_design/par' directories. This can be used to generate an .ise project file with all MIG rtl/UCF files added and implementation options set appropriately. For ISE users, this file should be run to create the .ise project after which the user logic should be added.


General error analysis:

  • When errors are seen during synthesis, verify any modifications to the output RTL or the core's instantiation into the user design.
  • When errors are seen during NGDBuild, verify any modifications to the output constraints in the UCF. All of the constraints provided with the MIG core are required. The only changes should be to include the paths from the user design into the MIG constraints.
  • When errors are seen during MAP/PAR, most often pin-outs, general MIG constraints, or rtl parameters that define placement have been modified. To verify any changes, please see the Pin-Out/Banking section of this MIG Design Assistant
For additional information on Synthesis and Implementation Debugging Steps for MIG Virtex-6 DDR3/DDR2 design, please see:

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34882 MIG Design Assistant - Virtex-6 Synthesis and Implementation Debug Guide N/A N/A
34266 Xilinx Virtex-6 MIG Solution Center - Design Assistant N/A N/A
AR# 34285
Date Created 05/19/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG