We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34286

MIG Design Assistant - Virtex-6 DDR2/DDR3 Hardware


This section of the MIG Design Assistant focuses on hardware usage and debug for the Virtex-6 DDR3/DDR2 designs. Please select from the optionsbelow to find information related to your specific question.
NOTE: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.


(Xilinx Answer 34308) Pin-out and Banking Requirements
(Xilinx Answer 34544) Board Layout
(Xilinx Answer 34588) Board Debug - Includes Calibration and Data Error Debug

Linked Answer Records

Associated Answer Records

AR# 34286
Date Created 05/18/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG