UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34308

MIG Virtex-6 DDR3/DDR2 - Verify pin-out/banking requirements are met

Description

The first step in debugging issues encountered in hardware testing is to verify that the pin-out and banking requirements of the Virtex-6 DDR2/DDR3 design have been followed. These guidelines can be found on the Description tab of the Bank Selection screen within the MIG tool, as well as in the Design Guidelines sections within the Virtex-6 FPGA Memory Interface Solutions User Guide (UG406):
http://www.xilinx.com/support/documentation/ip_documentation/ug406.pdf

If the MIG output design was not modified, these requirements will be followed.However, if any changes have been made to the UCF, these changes must be verified against the design requirements.

This Answer Record points to additional information on verifying any placement changes, as well as detailed information on design requirements that cause common questions.

Note: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243) The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

(Xilinx Answer 34383) - How to create a custom UCF or modify the MIG UCF ensuring all design requirements are followed?
(Xilinx Answer 35085) - How many banks can the Virtex-6 DDR2/DDR3 design span?
(Xilinx Answer 34317) - Usage of Inner Column for Address/Control Group
(Xilinx Answer 34390) - Usage of Inner/Outer Columns for Data Group
(Xilinx Answer 33268) - When using Multiple Controllers, is it possible to share MMCM resources?
(Xilinx Answer 33607) - Is it possible to swap data bytes in the MIG output?
(Xilinx Answer 34477) - Why does the UCF include pin prohibits and LOC constraints for capture (CPT) logic? Can these be moved?
(Xilinx Answer 34540) - Why does the UCF include pin prohibits and LOC constraints for resynchronization (RSYNC) logic? Can these be moved?
(Xilinx Answer 34543) - Do DQS pins need to be allocated on Clock Capable I/O (CCIO) pins?
(Xilinx Answer 34570) - Is it possible to maximize the DDR groups within a bank for a single controller design? Includes information on splitting address/control across banks, removing memory interface signals (ie - DM), using Internal VREF, and DCI Cascade.

(Xilinx Answer 39067)- MIG Virtex-6 DDR2 - I cannot select BUFIO PINs in the dropdown list when creating a DDR2 MIG v3.6 design with AXI interface enabled. Why?

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34322 MIG 7 Series and Virtex-6 DDR2/DDR3 - MIG Options N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
35193 MIG Virtex-6 DDR2/DDR3 - Debugging Read Leveling Stage 2 N/A N/A
35183 MIG Virtex-6 DDR2/DDR3 - Debugging Read Leveling Stage 1 N/A N/A
35085 MIG Virtex-6 DDR2/DDR3 - Design Requirements for Spanning FPGA Banks N/A N/A
34709 MIG Virtex-6 DDR2/DDR3 - Debugging Data Errors N/A N/A
34589 MIG Virtex-6 DDR2/DDR3 - General Board Level Debug N/A N/A
34570 MIG Virtex-6 DDR2/DDR3 - Maximizing Pin allocation in banks N/A N/A
34543 MIG Virtex-6 DDR2/DDR3 - DQS I/O Placement N/A N/A
34477 MIG Virtex-6 DDR2/DDR3 - Capture Logic Placement Requirements N/A N/A
34390 MIG Virtex-6 DDR3/DDR2 - Usage of Inner/Outer Columns for Data Group N/A N/A
34388 MIG Virtex-6 DDR2/DDR3 - How to generate a design using a fixed/custom pin-out N/A N/A
34383 Virtex-6 DDR2/DDR3 - How to create a custom UCF or modify the MIG UCF ensuring all design requirements are followed? N/A N/A
34322 MIG 7 Series and Virtex-6 DDR2/DDR3 - MIG Options N/A N/A
34317 MIG Virtex-6 DDR3/DDR2 - Usage of Inner Column for Address/Control Group N/A N/A
34286 MIG Design Assistant - Virtex-6 DDR2/DDR3 Hardware N/A N/A
33607 MIG Virtex-6 DDR3/DDR2 - Guidelines on swapping data byte placement (rtl and UCF requirements) N/A N/A
33268 MIG Virtex-6 DDR2/DDR3 - Is it possible to combine MMCMs to save MMCM resources in multi-controller designs? N/A N/A
39067 MIG Virtex-6 DDR2 - Why am I unable to select BUFIO pins in the dropdown list when creating a DDR2 MIG v3.6 design with AXI interface enabled? N/A N/A
35177 MIG Virtex-6 DDR3 - Debugging Write Leveling Failures N/A N/A
34743 MIG Virtex-6 DDR2/DDR3 - Debugging Calibration Failures N/A N/A
34540 MIG Virtex-6 DDR2/DDR3 - Resynchronization (RSYNC) logic usage and placement N/A N/A
34386 MIG 7 Series and Virtex-6 DDR2/DDR3 - Verify UCF and Update Design and UCF N/A N/A
AR# 34308
Date Created 05/18/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG