UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34322

MIG 7 Series and Virtex-6 DDR2/DDR3 - MIG Options

Description

This section of the MIG Design Assistant focuses on the available MIG options for 7 Series and Virtex-6 DDR3/DDR2 designs. The MIG tool is designed to walk users through generation of a MIG core without needing to refer to additional documentation. If questions do exist on a specific MIG option, please refer to the DDR2 and DDR3 SDRAM Memory Interface Solution > Getting Started with the CORE Generator Tool > Creating Virtex-6 FPGA DDR3 Memory Controller Block Design section within The Virtex-6 FPGA Memory Interfaces User Guide or DDR2 and DDR3 SDRAM Memory Interface Solution > Getting Started with the CORE Generator Tool > Creating 7 Series FPGA DDR3 Memory Controller Block Design section within the 7 Series FPGAs Memory Interface Solutions User Guide.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

For information on the specific features supported by the MIG 7 Series and Virtex-6 DDR3/DDR2 designs, please see:

(Xilinx Answer 34316) - MIG Virtex-6 DDR2/DDR3 - Supported Features
(Xilinx Answer 51676) - MIG 7 Series DDR2/DDR3 - Supported Features

Customers often have further questions on the pin-out and banking requirements of the core. You can find information on these requirements on the Description Tab of the Bank Selection tab in the MIG tool. For more information, please see:

(Xilinx Answer 34308) - MIG Virtex-6 DDR2/DDR3 - Verify Pin-Out/Banking Requirements are met.
(Xilinx Answer 51317) - MIG 7 Series DDR2/DDR3 - Verify Pin-out/Banking Requirements are met.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34283 MIG Solution Center Design Assistant - 7 Series and Virtex-6 FPGA Core Generation N/A N/A

Child Answer Records

Associated Answer Records

AR# 34322
Date Created 05/25/2010
Last Updated 10/04/2012
Status Active
Type Solution Center
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
  • Less
IP
  • MIG