We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34341

Spartan-6 FPGA Integrated Endpoint Block v1.2 for PCI Express - Simulation failure when using ISE 11.5 to simulate a v1.2 core generated in ISE Design Suite 11.3 or 11.4, in 11.5


When using ISE 11.5 to simulate a v1.2 wrapper generated in ISE 11.4 or 11.3 software, simulation will fail with the following error message:

Attribute Syntax Error : The calculation of VCO frequency=500.000000 Mhz. This exceeds the permitted VCO frequency range of 600.000000 Mhz to 1600.000000 Mhz. The VCO frequency is calculated with formula: VCO frequency = CLKFBOUT_MULT_F / (DIVCLK_DIVIDE * CLKIN1_PERIOD). Please adjust the attributes to the permitted VCO frequency range.


An update is available in (Xilinx Answer 34615); download the ZIP file titled "ar34615_s6_pcie_v1_2.zip" from the Answer Record.

The ZIP file contains a file titled pcie_clocking_v6.v[hd] which contains new settings for the MMCM VCO parameters. Place this file in your generated core's simulation/dsport directory. The directory is:


Note that this ZIP file is cumulative and may contain fixes for other problems as described in (Xilinx Answer 34615).

Revision History
02/14/2011- Initial Release
AR# 34341
Date 05/19/2012
Status Archive
Type Known Issues
  • Spartan-6 LXT
  • ISE Design Suite - 11.4
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )
Page Bookmarked