^
Advanced Search

AR# 34451 Spartan-6 FPGA Integrated Endpoint Block v1.2 rev 1 for PCI Express - Simulation never finishes when simulating a v1.2 rev 1 core generated in ISE Design Suite 11.5

Description

When I simulate a design using theSpartan-6 FPGA Integrated Endpoint Block v1.2 rev 1 for PCI Express downstream port model generated in ISE Design Suite 11.5, the simulation never completes.

Solution

An update is available in (Xilinx Answer 34615); download the ZIP file titled "ar34615_s6_pcie_v1_2.zip" from the Answer Record.

The ZIP file contains a file titled "pcie_clocking_v6.v[hd]" whichcorrects this problem.Place this file in your generated core's simulation/dsport directory.

The directory is: /simulation/dsport/pcie_clocking_v6.v[hd]

Note that this ZIP file is cumulative and can contain fixes for other problems as described in (Xilinx Answer 34615).

Revision History
03/08/2010 - Initial Release

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
34615 Spartan-6 FPGA Integrated Block Wrapper for PCI Express - Patches and Wrapper Source Code Updates N/A N/A
33277 Spartan-6 FPGA Integrated Block Wrapper v1.2 for PCI Express - Release Notes and Known Issues for ISE Design Suite 11.3 N/A N/A

Actions

AR# 34451
Date Created 03/08/2010
Last Updated 05/19/2012
Status Active
Type Known Issues
Devices
  • Spartan-6 LXT
IP
  • Endpoint Block Wrapper for PCI Express
Feed Back