We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34464

11.4 PlanAhead - How do I place MGT I/O onto dedicated pins without loading a netlist?


I import a .ucf into an empty PlanAhead project and start to drag and drop I/O ports into dedicated MGT pins. I know these are valid MGT pins, but PlanAhead does not allow me to drag and drop those ports.


PlanAhead does not currently allow for Assignment of MGT Dedicated pins unless the netlist is imported.

To work around this, you must be in "place ports sequentially" mode and go to Tools->Option->General and un-check the option which forces legality checking on I/O placement.

This is only required when you have empty netlists.

AR# 34464
Date Created 02/23/2010
Last Updated 04/06/2010
Status Active
Type Design Advisory