UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34484

12.1 EDK - How can I simulate an Ethernet design with packet transmission and reception?

Description

I would like to simulate anEDK Ethernet design for receiving and transmitting packets. But I do not have a PHY model that can be connected to the EMAC.How do I simulate this environment?

Solution

Generate a CORE Generator EMAC core with the targeted interface (MII/GMII/SGMII) and use the generated testbench in EDK.

TheCORE Generator testbench stimulus provides packets at the MAC's physical interface, so within the EDK design, the user program can wait for a packet reception and send it back to the EMAC for transmission. TheCORE Generator testbench then verifies the newly transmitted (looped-back) packet.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34609 12.x EDK - Master Answer Record List N/A N/A
AR# 34484
Date Created 06/18/2010
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 11.4
  • ISE Design Suite - 11.4
  • EDK - 12.1
IP
  • XPS LL TEMAC
  • XPS Ethernet Lite