34527

A small percentage of designs containing the SPI-3 Link Layer Core could fail to meet timing as the DCM phase shifts provided in the Example Design do not cover all differences in the user board layout and core configuration. These failuresare reported in PAR or Trace with errors similar to the following:

"WARNING:Par:62 - Your design did not meet timing."

In these cases, you can achieve timing closure for the design by modifying the DCM PHASE_SHIFT values in the UCF file. You will need to determine the ideal phase shift for your system; once this value is found, the constraints will meet timing.

AR# 34527
Date Created	03/03/2010
Last Updated	12/15/2012
Status	Active
Type	General Article

AR# 34527 SPI-3 Link Layer Core - Some designs may fail timing

Description

Solution

Actions

All Programmable Technologies and Devices

New Connectivity Kit for High-Bandwidth and High-Performance Applications

Mobile Access for Forums

Kintex-7 FPGA KC705 Evaluation Kit

All Programmable Technologies and Devices

AR# 34527 SPI-3 Link Layer Core - Some designs may fail timing

Description

Solution

Actions