We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 34534

PlanAhead - Netlist Design is not marked out-of-date when I modify a source file in an RTL design


I had both the RTL Design and Netlist Design open, and used the text editor to modify a source file. The RTL Design displays the yellow banner indicating that the view is out-of-date, but not the Netlist Design.

Should both of them not go out-of-date for a source file change?


The RTL design and Synthesis Run go out-of-date when the source code is modified.

The Netlist Design does not go out-of-date as it remains in sync with the synthesis run on disc. If you run synthesis again, the Netlist Design is marked out-of-date.

AR# 34534
Date Created 04/06/2010
Last Updated 05/23/2014
Status Archive
Type General Article
  • PlanAhead - 12.1